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ABSTRACT  —  This work presents a behavioral-analytical 
hybrid loss model for a buck converter. The model has been 
designed for a wide operating frequency range up to 4MHz 
and a low power range (below 20W). It is focused on the 
switching losses obtained in the power MOSFETs. Main 
advantages of the model are the fast calculation time (below 
8.5 seconds) and a good accuracy, which makes this model 
suitable for the optimization process of the losses in the 
design of a converter. It has been validated by simulation and 
experimentally with one GaN power transistor and three Si 
MOSFETs. Results show good agreement between 
measurements and the model.  
I. INTRODUCTION 
One of the most useful tools in the design and 
optimization of a converter is a power losses model. It 
can be used to select the best architecture for a set of 
specifications or to choose the best devices at the 
topology level to optimize the efficiency of the 
converter. In the literature, several types of model can 
be identified: 
 Analytical model [1,2,3,4,5,6] 
 Behavioral model [7,8] 
 Physics model [9,10] 
A physics based model has the advantages of a high 
level of detail, but the disadvantages of a long time of 
computation, even with a high performance computer. 
The behavioral model is balanced in terms of accuracy 
and computation time, but can have accuracy problems 
if the static and dynamic nonlinear effects are not 
considered. Finally, the analytical model relies on 
equations that take into account the non-idealities of the 
converter, and provides a faster simulation. Despite 
being a faster method compared to the other ones, its 
accuracy is the weakest point. 
In this work a hybrid implementation between a 
behavioral and an analytical loss model is presented. 
The objective is to combine the advantages of both of 
them to manage a good trade-off between accuracy in 
the efficiency and losses estimation and a low 
computation time to be used as an optimization tol in the 
design of a converter or architecture at higher design 
level. The model has been focused for a low power 
range (below 20W) and high frequency (up to 4MHz) 
buck converter, where switching losses are dominant. 
Main advantages are: firstly a good accuracy, even for 
low load operating conditions and for a wide frequency 
range (up to 4MHz). The low computation time 
achieved, that will be quantified later, is very important 
for the optimization process in the design of a converter 
or architecture.  The model can be easily applied to any 
MOSFET whose main datasheet parameters are known. 
Additionally, due to the behavioral characteristic of the 
model, the calculation of the main waveforms of the 
switching transition is done, allowing a validation using 
any of the time domain simulators available in the 
market. For this work, it has been used PSpice to 
compare the obtained waveforms in the switching 
transitions with the simulations. 
Despite it has not been designed for a particular 
application, due to the high switching frequency and low 
power range, one of the most suitable one is the design 
and optimization of the envelope amplifier to supply the 
high efficiency radiofrequency power amplifier for EER 
technique. This application demands a high efficiency 
power supply for a wide range of frequencies, and with 
a highly variable load. The power and switching 
frequency requirements can fit applications as the 
radiofrequency power amplifier for microsatellites or for 
medium bandwidth communication services as satellite 
telephony or trunked radio systems. Experimental 
results are provided considering these specifications, 
detailed in section IV. 
II. DESIGN OF THE BUCK LOSS MODEL 
The presented model is based on a simplified 
synchronous buck converter and has been mainly 
focused on the MOSFETs losses (power losses in 
magnetic components and capacitors haven’t been 
modeled in this work). Figure 1 shows the schematic 
circuit of the synchronous buck converter. Due to the 
high frequency operation, the parasitic inductances of 
the MOSFET (Ld, Ls, Lg) and also the parasitic 
inductance of the PCB, Lpcb, are considered.  
 
Figure 1. Schematic circuit of the modeled synchronous buck 
converter 
Vin
Ls
Ld
Ls
Lg
rg
Cgs
Ld Lpcb
Vdr2
IoCds2
Lg
rg
Vdr
Cds
Cgd
Cgs2
Cgd2
978-1-4673-0803-8/12/$31.00 ©2012 IEEE 4288
Main assumptions of the model are the load behavior 
as a current source and that the inductor used in 
experiments has been designed to obtain a DC output 
current in the operating range to decouple the core 
losses and the wire AC losses from the converter losses.  
Analytical expressions to model the nonlinear 
parasitic capacitances and the forward transconductance 
have been considered. The parasitic capacitances are 
obtained using the equation (1) to fit the datasheet 
curves, where Cp (Cds, Cgs or Cgd) depends on the Vds 
and on three constant parameters:  
                                 
                  (1) 
The equation model of the transconductance is based 
on the same equation type. The three constant 
parameters are calculated to fit accurately the datasheet 
curves. In case this equation has not fitted properly the 
datasheet curve, a piecewise-polynomial function has 
been used, to ensure in all cases a good fitting of the 
curves. This method for modeling the capacitances is 
important because allows the use of the model for 
different types of power transistors, as GaN, with a 
different shape for the curve of the parasitic 
capacitances as a function of the drain-source voltage, 
compared to Si MOSFETs. 
Additionally, the following parameters are 
considered for the model: Vdr and Vdr2 (drivers input 
voltages), Vd (body diode forward voltage), Qg, Qrr, Vth, 
RDSon, dead times between control signals, Rg and 
inductor Rdc. All these parameters have been also 
obtained from the datasheet. However, measurements of 
parasitic capacitances, transconductance at different Vgs 
voltages, RDSon have been done to increase the accuracy 
of the analytical expressions and to check the accuracy 
of the datasheet parameters. 
As it can be deduced from Figure 1, it is very 
complex to obtain the equation that describes the 
converter in a closed form, especially when it is 
necessary to model non-linear capacitors and variable 
transconductance. These parameters have strong 
influence on the efficiency estimation and if they are 
modeled with constant values it can lead to huge error in 
the estimation. Therefore, a different approach has been 
used:  
 Obtention of the equivalent circuit for each 
sub-period of the transition. 
 Calculation of the differential equations of the 
state variables for each period. 
 Iterative numerical calculation of the state 
variables evolution with a fixed time step (1ps).  
 At the end of the transition all the losses are 
obtained. After the last step of a switching 
transition, the energy stored in the parasitic 
components is discharged and therefore, taken 
into account as part of the losses. 
The proposed model is based on two main transition 
periods (high side turn-on and high side turn-off) that 
are modeled independently. Starting from the steady 
state conditions at the beginning of the transitions, the 
main waveforms and the losses can be obtained. The 
main intervals are based on [5], but the implementation 
of the equations, the converter model, the parameters 
that are considered and the analytical curves obtained 
has been done under a different approach. Each 
switching transition is divided into several sub-periods, 
each one corresponding to a different equivalent circuit 
whose differential equations are calculated. The 
transitions between them are based on the values of the 
state variables as shown below, using the final values in 
a sub-period as the initial values for the next sub-period. 
1.-High side MOSFET turn-on: 
1.1-(Vgs < Vth): The turn on interval starts with 
the high side MOSFET off and with the driver voltage 
Vdr applied, so Vgs starts to increase. The behavior of the 
transistor is an open circuit for this interval, which ends 
when Vgs reaches the threshold voltage of the MOSFET. 
The differential equations of the state variables in this 
period are the following: 
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The equations of the other state variables of the 
simplified buck converter shown in Figure 1 (ig and Vgd) 
are obtained from equations (2) to (5). These values are 
added to the state variables values of the previous period 
in an iterative process.  
1.2- (Vds(t) > RDSon·Io) & (Id < Io): The second 
stage starts when Vgs>Vth and lasts until id or Vds reach 
their final values. As a simplification, it is used Io 
instead Io-(ΔIo/2) due to the design of the inductor so the 
current has only DC component, as considered in the 
model assumptions. For this interval, the transistor is 
modeled by a current source whose value is obtained 
from the transconductance analytical equation calculated 
using the datasheet curves. 
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Equations (2) and (3) are valid for this sub-
interval. However, the equations for the voltages 
change: 
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1.3- If (Vds ≤ RDSon*Io) & while (Id < Io): In this 
third sub-period, the transistor is modeled by the on- 
resistance of the datasheet. If the current reaches faster 
the steady state value than the drain-source voltage, the 
model skips this stage and the analysis goes to the final 
sub-period. 
In this sub-period, only the voltages equations 
are modified, substituting isource from (6) and (7) for 
Vds(t)/ron.  
1.4- In the final part of this transition it is 
considered, for the parasitic inductances and the 
capacitances, the discharge of the remaining energy 
until the steady state is reached, and in this process the 
losses are produced by ringing. It is assumed that, in the 
range of operation considered, the parasitic components 
are totally discharged and the steady state is reached 
both in ton and toff intervals. 
1.5- A partial calculation of the losses in this 
transition is done at this moment and stored to be used at 
the end of the calculations. Losses in this period are 
produced by:  
 Driver and gate losses 
 Body diode conduction 
 Reverse recovery 
 Ringing loss due to the energy stored in the 
parasitic components of the high side 
MOSFET.  
 Switching losses  
Additionally, the conduction losses are added. 
An advantage of the implementation method for 
calculating the losses is that for the parasitic capacitance 
Coss discharge (in case the voltage is slower than the 
current), at the end of the transient, it can be updated the 
value of the capacitance each step as the Vds is 
decreasing, which has a high impact in the value of this 
partial losses. In the ringing losses calculation it is 
considered that the ringing is finished before of the 
transition ends so all the energy stored in the parasitic 
components is lost. 
2.-High side turn-off: Initially, the Vdr of the high side 
MOSFET is turned to cero and the Vgs(t) starts to 
decrease. During this transient, the low side MOSFET is 
considered to behave as an open circuit. Parasitic 
inductances are considered the same for both 
MOSFETs. 
2.1- (id < isource=f(Vgs)):  The HS side transistor 
is modeled by the on resistance. The differential 
equations of the state variables in this interval are the 
following: 
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As explained in the first transition, the 
remaining equations can be obtained using equations (8) 
to (17). 
2.2- (Vgs > Vth) and (VdsLS> -Vd): The high side 
MOSFET behaves as a current source. The VdsLS (or 
Vds2) voltage continues decreasing. 
For this subinterval, the same formulas are 
applied for the currents. The equations for the voltages 
of the high side MOSFET change by substituting the 
term Vds(t)/ron for isource in equations (14) and (15). 
2.3- (Vgs < Vth) and while (VdsLS > -Vd) & 
(transition time < dead time): The gate-source voltage 
has decreased below the threshold voltage but there is 
still a Vds voltage in low side. The high side MOSFET 
behaves as an open circuit. 
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The equations of the currents do not change 
and in the equations of the voltages of the high side 
MOSFET, the term isource is eliminated. 
2.4- (id > 0) & (transition time < dead time): 
There is low side body diode conduction and the 
equations are recalculated again until one of the two 
conditions applies. 
2.5- Finally, as in the previous transition, the 
ringing losses that correspond to the parasitic 
capacitances and inductances are obtained. 
3.-Final calculations: Once all the losses are calculated, 
the efficiency is obtained and the desired waveforms of 
the transitions are shown. The MOSFET voltages 
including the package (and the associated parasitic 
inductances) can be also obtained, which is useful to 
compare the obtained waveforms with the 
measurements. 
III. MODEL IMPLEMENTATION AND VALIDATION 
The model has been implemented as a function in 
MATLAB and has the following input data: input and 
output voltages and output current, switching frequency, 
dead times and all the parameters described in section II. 
With this loss model, as the equations are valid for any 
MOSFET that is used, the process to adapt it for a 
particular device is simplified, as only the analytical 
equations have to be obtained. The presented model 
allows, as said above, the calculation of the main 
waveforms of the converter and the breakdown losses. It 
can be used for a first theoretical validation, comparing 
the calculated waveforms to the simulation results 
obtained with a time domain simulator. Figure 2 shows 
the main waveforms of current and voltage of a high-
side turn on transition and in Figure 3 it is shown the 
good correspondence on the first 2ns of the high side 
MOSFET turn-on between PSpice and the proposed 
model. 
 
Figure 2. Waveforms of Vds,Vgs and id obtained with the proposed 
model for a high side turn-on transition 
One of the characteristics of this model, compared to 
variable integration step of simulators as PSpice, 
Simplorer or Saber, is the fixed integration step. A fixed 
step allows avoiding a huge increase in the simulation 
time when the parasitic components are considered. On 
the other hand, a fixed integration step could cause 
convergence problems or less accuracy. To avoid both 
of them without increasing the simulation time, a small 
simulation step (1ps) has been chosen. As this model 
only needs data of one period and only calculates in 
detail the switching transitions to obtain the power 
losses, the small integration step doesn´t imply a high 
simulation time, 2.5 (BSZ058N03), 4.5 (IRFR3707Z) 
and 8.5 (EPC1015) seconds experimentally on the 
different tests that have been done with a conventional 
computer. 
 
 
Figure 3. Waveforms of Vgs and id at the beginning of the high side 
turn-on transition (first 2ns). PSpice simulation (up) and proposed 
model (down) 
In order to compare the calculation times with the 
ones obtained with a variable step simulator, LTSpice 
has been used. It has been developed an interface 
between MATLAB and LTSpice to obtain the efficiency 
and losses of the converter, using the MOSFET and 
driver models provided by the manufacturer of the 
devices.  
Only one period is simulated to obtain the efficiency, 
to do a fair comparison with the presented model. The 
computation times obtained are of 1,9-3,6 seconds 
(IRFR37073Z), 0,8-1,8 seconds (BSZ058N03) and 3,5-
15,1 seconds (EPC1015) depending on the test 
conditions, the selected MOSFET and the Lpcb, using the 
same computer than with the proposed model. It has 
been observed that Lpcb limits the performance of the 
simulator, increasing the simulation time and the data 
file size, due to the decrease on the integration step on 
the switching transitions, so Lpcb has been limited in the 
LTSpice simulations, specially for the BSZ058N03 and 
EPC1015 to obtain low computation times and data 
sizes that can be processed fast. It can be seen that the 
computation times are in the same range, with the 
advantage that the computation time of the proposed 
model does not depend so much on the test conditions. 
IV. EXPERIMENTAL RESULTS 
An experimental validation of the model has been 
done using three different MOSFETs. Three Si devices, 
IRFR3707Z, BSZ058N03 and IRF8915, and one GaN 
device: EPC1015. Measurements have been done with 
the following specifications: Frequency from 500kHz to 
4MHz, input voltages of 20V and 15V and an output 
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voltage of 10V and 7.5V respectively and an output 
power range from 2.5W to 18W. 
The dead times, drivers input voltages (of 5V) and 
currents together with input and output voltages and 
currents have been measured on the prototype. The 
parasitic inductances have been estimated with the data 
of the simulation model that the manufacturer of the 
devices supplies. For the driving stage, ISO722 isolator 
and EL7158 drivers have been used. The magnetic 
component has been designed to avoid having output 
current ripple. 
In Figures 4 to 12 the results of the comparison can 
be seen. It can be appreciated that there is a good 
correspondence between measurements and the model 
for all the tests done. The highest efficiency differences 
are 3% at 18W, figure 6, and 6% at low load in figure 8, 
but considering that a 6% of error is obtained at around 
2.7W, the error in the power losses is small (0.43W).  
 
Figure 4. Measured and model efficiencies for IRFR3707Z at 2MHz 
for 20V Vin and  10V Vout 
In figure 5 it can be seen the total predicted losses of 
the model compared to the measured losses, and the 
good correspondence between them.  
 
Figure 5. Measured and model losses for IRFR3707Z at 2MHz for 
20V Vin and  50%duty cycle 
  
Figure 6. Measured and model efficiencies for IRFR3707Z at 4MHz 
for 20V Vin and  10V Vout 
Although good results have been obtained, the model 
does not include temperature dependencies, or variation 
of the transconductance curve with the Vds voltage, 
which will be implemented in a optimization process of 
the model and may explain the small deviations between 
the model and the measurements, making the model 
more robust for different operating conditions.  
  
Figure 7. Measured and model efficiencies for BSZ058N03 at 2MHz 
for 15V Vin and 7.5V Vout 
 
Figure 8. Measured and model efficiencies for BSZ058N03 at 4MHz 
for 15V Vin and 7.5V Vout 
Figure 9 shows measured and model predicted losses 
for BSZ058N03 MOSFET between 2.7W to 11.5W, 
with an input voltage of 15V, duty cycle of 50% and a 
switching frequency of 4MHz. The prediction has a 
maximum error of 0.43W for the lowest power in the 
operation range considered. 
 
Figure 9. Measured and model losses for BSZ058N03 at 4MHz for 
15V Vin and 50% duty cycle 
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Figure 10. Measured and model efficiencies for GaN EPC1015 at 
500kHz; 20V Vin  & 10V Vout 
  
Figure 11. Measured and model efficiencies for GaN EPC1015 at 
4MHz ; 20V Vin  & 10V Vout 
Additional experimental results have been obtained 
applying the model to a four phase synchronous buck 
converter, in a power range from 4W to 30W. The 
switching frequency of the test has been 2.08MHz, the 
input voltage of 17V and the duty cycle of 50%. The 
efficiency has been measured for a constant output 
current on each phase so the assumptions of the model 
are valid. The MOSFETs are IRF8915 and the drivers 
used LM27222. Figure 12 shows the good 
correspondence between measurements and model 
estimation in a wide operation range. 
 
Figure 12. Measured and model efficiencies for IRF8915 at 1.8MHz ; 
20Vin  &  duty cycle=50% 
The proposed model allows the calculation of the 
breakdown losses, as shown below. It has been obtained 
for 7W of output power and shown in Figure 13, where 
it can be seen that most of the losses are due to 
switching, gate and driving, as the assumptions of the 
model consider.  
 
Figure 13. Losses breakdown for BSZ058N03 at 2MHz for 15V Vin 
and 50% duty cycle at Pout=7W 
Additional future work is an extension of the 
switching frequency over 4MHz and the consideration 
of the magnetic losses in the model.  
V. CONCLUSION 
In this work it is presented a hybrid behavioral-
analytical model of a buck converter for high frequency 
range operation up to 4MHz and low power (3W to 
18W and ioutmax=2.5A). The model calculates the power 
losses of the converter in the switching transitions using 
only the datasheet main parameters. The computation 
time of the model is below 8.5 seconds, similar to the 
equivalent calculation time using an SPICE based 
simulator which is below 15 seconds but with a higher 
range of variation. The good trade-off between accuracy 
and simulation time makes the implemented model a 
suitable tool for the estimation of the losses and the 
optimization in the design of a converter or architecture. 
Main waveforms of the switching transitions as well as 
losses breakdown are provided, using the datasheet 
parameters. The model behavior has been validated by 
simulation comparing it with PSpice. The model has 
been validated experimentally with four different 
devices, one GaN power transistor and three Si 
MOSFETs, obtaining a good accuracy even at high 
frequency and low load (maximum error of 6% or 
0.43W at Pout=2.7W at high frequency and a 3% at 
Pout=18W).  
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